Skip to content
View neurorulez's full-sized avatar

Organizations

@MiSTer-devel

Block or report neurorulez

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
19 stars written in Verilog
Clear filter

Open source retro ISA video card

Verilog 547 30 Updated Oct 24, 2024

A Pi emulating a GameBoy sounds cheap. What about an FPGA?

Verilog 509 61 Updated Dec 10, 2022

Minimig for the MiST board

Verilog 70 45 Updated Oct 22, 2019

Minimig for the DE1 board

Verilog 50 20 Updated Apr 18, 2022
Verilog 50 43 Updated Dec 17, 2025
Verilog 45 15 Updated Aug 7, 2025

Atari ST/STe core for FPGAs

Verilog 45 11 Updated Mar 21, 2025

FPGA implementation of SEGA SYSTEM 1 arcade board

Verilog 14 3 Updated Nov 15, 2020

FPGA implementation of DigDug arcade game

Verilog 13 Updated Jun 3, 2020

A ZX Spectrum hardware description for the ZXUNO hardware and other platforms

Verilog 12 4 Updated Aug 22, 2020

Sega System 1 for MiSTer

Verilog 12 1 Updated Sep 1, 2021

FPGA implementation of Gaplus(Galaga 3) arcade game

Verilog 6 1 Updated Oct 26, 2019

FPGA centipede arcade game in verilog

Verilog 6 3 Updated Jan 2, 2016

Port of AY-3-8500 core to MiSTer

Verilog 5 1 Updated Jan 4, 2020

Minimig for the MiST board

Verilog 5 6 Updated Nov 14, 2020

Minimig for the DE1 board

Verilog 4 Updated Apr 22, 2015

FPGA Arcade Machine Instauration

Verilog 4 Updated May 20, 2019

FPGA implementation of (New)Rally-X arcade game

Verilog 3 1 Updated Jun 3, 2020

Arcade: Atari Pong (1972) for MiSTer

Verilog 2 Updated Oct 6, 2019