await git status
Senior Software Engineer: desktop, web, embedded. Ex Tech Lead @ Robotics & Industrial Automation. Dipl.-Ing.
Stars
1
star
written in Verilog
Clear filter
A simplified verilog model of the BK-0010/11M schematics with emphasis on video timings.