Skip to content

@VLSIDA VLSI Design & Automation Group

Change the repository type filter

All

    Repositories list

    36 repositories

    • OpenROAD

      Public
      OpenROAD's unified application implementing an RTL-to-GDS Flow
      Verilog
      •
      BSD 3-Clause "New" or "Revised" License
      •750•5•0•0•Updated Dec 20, 2025Dec 20, 2025

    • OpenROAD-flow-scripts

      Public
      OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
      Verilog
      •
      Other
      •406•0•0•3•Updated Nov 25, 2025Nov 25, 2025

    • chip-tutorials

      Public
      Python
      •
      Apache License 2.0
      •4•5•0•0•Updated Nov 17, 2025Nov 17, 2025

    • OpenRAM

      Public
      An open-source static random access memory (SRAM) compiler.
      pythonmagicsramgdsnetgenngspicenetlists
      Python
      •
      BSD 3-Clause "New" or "Revised" License
      •242•975•48•9•Updated Oct 17, 2025Oct 17, 2025

    • UCSC_ML_suite

      Public
      Verilog
      •5•7•2•4•Updated Oct 14, 2025Oct 14, 2025

    • vlsida-codespace

      Public
      Shell
      •0•0•0•0•Updated Oct 4, 2025Oct 4, 2025

    • tt25a_openram_testchip

      Public
      Verilog
      •
      Apache License 2.0
      •0•0•0•0•Updated Sep 15, 2025Sep 15, 2025

    • bsg_fakeram

      Public
      fakeram generator for use by researchers who do not have access to commercial ram generators
      Python
      •
      BSD 3-Clause "New" or "Revised" License
      •16•0•0•1•Updated Sep 9, 2025Sep 9, 2025

    • sky130_fd_bd_sram

      Public
      Apache License 2.0
      •0•0•0•0•Updated Sep 3, 2025Sep 3, 2025

    • FakeRAM2.0

      Public
      Python
      •14•0•0•0•Updated Aug 7, 2025Aug 7, 2025

    • openlane2

      Public
      The next generation of OpenLane, rewritten from scratch with a modular architecture
      Python
      •
      Apache License 2.0
      •72•0•0•0•Updated Feb 26, 2025Feb 26, 2025

    • vlsida-openroad

      Public
      Dockerfile
      •0•0•0•0•Updated Nov 21, 2024Nov 21, 2024

    • openram_testchip

      Public
      https://caravel-user-project.readthedocs.io
      Verilog
      •
      Apache License 2.0
      •368•9•0•1•Updated Aug 7, 2024Aug 7, 2024

    • sky130_sram_macros

      Public
      SourcePawn
      •
      Apache License 2.0
      •15•15•1•0•Updated Jul 12, 2024Jul 12, 2024

    • OpenCache

      Public
      An open-source custom cache generator.
      pythoncache
      Python
      •
      BSD 3-Clause "New" or "Revised" License
      •5•34•1•0•Updated Mar 14, 2024Mar 14, 2024

    • vlsida-eda

      Public
      Conda recipes for VLSIDA projects.
      Shell
      •
      BSD 3-Clause "New" or "Revised" License
      •0•5•0•0•Updated Dec 20, 2023Dec 20, 2023

    • openram_testchip2

      Public
      Verilog
      •
      Apache License 2.0
      •0•3•0•0•Updated Sep 12, 2023Sep 12, 2023

    • OpenLane

      Public
      OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
      SourcePawn
      •
      Apache License 2.0
      •412•1•0•0•Updated Jun 6, 2023Jun 6, 2023

    • sky130_klayout_pdk

      Public
      Skywater 130nm Klayout Device Generators PDK
      Python
      •
      GNU Affero General Public License v3.0
      •10•1•0•0•Updated Apr 27, 2023Apr 27, 2023

    • sky130-validation

      Public
      Silicon validation projects for SKY130 stuff
      C++
      •
      BSD 3-Clause "New" or "Revised" License
      •1•0•0•0•Updated Nov 18, 2022Nov 18, 2022

    • gf180_fd_bd_sram

      Public
      0•1•0•0•Updated Oct 31, 2022Oct 31, 2022

    • klayout

      Public
      klayout tech files
      Ruby
      •1•0•0•0•Updated Aug 3, 2022Aug 3, 2022

    • SKY130_for_KLayout

      Public
      KLayout technology files for Skywater SKY130
      Ruby
      •
      BSD 2-Clause "Simplified" License
      •13•2•0•0•Updated Dec 16, 2021Dec 16, 2021

    • skywater-pdk-libs-sky130_fd_pr_reram

      Public
      SKY130 ReRAM and examples (SkyWater Provided)
      Apache License 2.0
      •11•0•0•0•Updated Dec 6, 2021Dec 6, 2021

    • puffery

      Public
      Tools for PUF analysis
      Python
      •
      GNU General Public License v3.0
      •4•11•0•0•Updated Nov 22, 2021Nov 22, 2021

    • lithosim

      Public
      This is a very basic lithography simulation and pixel-based OPC tool.
      C
      •
      BSD 3-Clause "New" or "Revised" License
      •9•46•0•0•Updated Nov 12, 2021Nov 12, 2021

    • skywater-pdk-libs-sky130_fd_bd_sram

      Public
      Apache License 2.0
      •6•0•0•0•Updated Oct 4, 2021Oct 4, 2021

    • skywater-pdk

      Public
      Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.
      Python
      •
      Apache License 2.0
      •434•0•0•0•Updated Sep 28, 2021Sep 28, 2021

    • storage

      Public
      Verilog
      •1•2•0•0•Updated Apr 19, 2021Apr 19, 2021

    • calbridge_git_tutorial

      Public archive
      Demo page for the CalBridge git tutorial
      GNU General Public License v3.0
      •3•0•0•0•Updated Jan 18, 2021Jan 18, 2021