chipsalliance repositories

122 repositories

caliptra-sw
Public
Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test
Rust
•
Apache License 2.0
•128•169•241•75•Updated Sep 21, 2026Sep 21, 2026
Surelog
Public
SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Window…
parser linter preprocessor
parser linter preprocessor antlr verilog python-api systemverilog uvm elaboration vpi
C++
•
Apache License 2.0
•90•475•47•0•Updated Sep 21, 2026Sep 21, 2026
caliptra-mcu-sw
Public
Caliptra MCU Software
Rust
•
Apache License 2.0
•86•41•161•92•Updated Sep 21, 2026Sep 21, 2026
caliptra-ss
Public
HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.
security rot ocp
security rot ocp root-of-trust caliptra opencomputeproject
SystemVerilog
•
Apache License 2.0
•61•53•94•38•Updated Sep 21, 2026Sep 21, 2026
usb2
Public
USB core
VHDL
•
Apache License 2.0
•6•1•12•2•Updated Sep 21, 2026Sep 21, 2026
verilator
Public
Verilator open-source SystemVerilog simulator and lint system
SystemVerilog
•
Other
•908•44•0•0•Updated Sep 20, 2026Sep 20, 2026
caliptra-rtl
Public
HW Design Collateral for Caliptra RoT IP
SystemVerilog
•
Apache License 2.0
•107•155•114•41•Updated Sep 20, 2026Sep 20, 2026
verible
Public
Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
productivity parser formatter
productivity parser formatter analysis style-linter linter language-server-protocol syntax-tree lexer yacc
C++
•
Other
•307•1.9k•560•28•Updated Sep 20, 2026Sep 20, 2026
UHDM
Public
Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. U…
serialization listener systemverilog
serialization listener systemverilog ieee-standard vpi-api vpi-interface
C++
•
Apache License 2.0
•48•269•14•0•Updated Sep 19, 2026Sep 19, 2026
sv-tests
Public
Test suite designed to check compliance with the SystemVerilog standard.
rtl verilog systemverilog
rtl verilog systemverilog hdl compliance-testing symbiflow
SystemVerilog
•
ISC License
•103•396•47•38•Updated Sep 18, 2026Sep 18, 2026
caliptra-dpe
Public
High level module that implements DPE and defines high-level traits that are used to communicate with the crypto peripherals and PCRs
Rust
•
Apache License 2.0
•40•28•11•5•Updated Sep 18, 2026Sep 18, 2026
Caliptra
Public
Caliptra IP and firmware for integrated Root of Trust block
Apache License 2.0
•78•476•122•13•Updated Sep 18, 2026Sep 18, 2026
mjolnir
Public
Mjolnir: AI Vulnerability Scanning Infrastructure
Python
•
Apache License 2.0
•6•5•10•0•Updated Sep 18, 2026Sep 18, 2026
Cores-VeeR-EL2
Public
VeeR EL2 Core
fpga processor riscv
fpga processor riscv rtl risc-v open-source-hardware fusesoc verilator riscv32 western-digital
SystemVerilog
•
Apache License 2.0
•113•344•41•12•Updated Sep 18, 2026Sep 18, 2026
Cores-VeeR-EH2
Public
VeeR EH2 core
SystemVerilog
•
Apache License 2.0
•68•280•13•2•Updated Sep 17, 2026Sep 17, 2026
caliptra-SPDM-Responder-Validator
Public
C
•
BSD 3-Clause "New" or "Revised" License
•3•0•0•3•Updated Sep 15, 2026Sep 15, 2026
i3c-core
Public
SystemVerilog
•
Apache License 2.0
•35•57•13•13•Updated Sep 15, 2026Sep 15, 2026
caliptra-infra
Public
Various tools used for Caliptra's Continuous Integration flows
SystemVerilog
•
Apache License 2.0
•8•3•6•4•Updated Sep 14, 2026Sep 14, 2026
rocket-chip
Public
Rocket Chip Generator
scala rocket-chip chip-generator
scala rocket-chip chip-generator chisel riscv rtl
Scala
•
Other
•1.3k•3.9k•274•77•Updated Sep 13, 2026Sep 13, 2026
adams-bridge
Public
Post-Quantum Cryptography IP Core (Crystals-Dilithium)
cryptography digital-signature lattice
cryptography digital-signature lattice pqc ml-dsa-87
SystemVerilog
•
Apache License 2.0
•18•63•18•5•Updated Sep 11, 2026Sep 11, 2026
caliptra-lwip
Public
C
•
Other
•0•0•0•7•Updated Sep 11, 2026Sep 11, 2026
chisel
Public
Chisel: A Modern Hardware Design Language
scala chip-generator chisel
scala chip-generator chisel rtl chisel3 firrtl verilog
Scala
•
Apache License 2.0
•659•4.8k•354•157•Updated Sep 11, 2026Sep 11, 2026
caliptra-spdm-emu
Public
C
•
BSD 3-Clause "New" or "Revised" License
•2•0•0•4•Updated Sep 11, 2026Sep 11, 2026
caliptra-web
Public
Python
•
Apache License 2.0
•11•1•0•0•Updated Sep 10, 2026Sep 10, 2026
tac
Public
CHIPS Alliance Technical Advisory Council
Apache License 2.0
•25•9•36•2•Updated Sep 10, 2026Sep 10, 2026
firrtl-spec
Public
The specification for the FIRRTL language
TeX
•33•67•26•18•Updated Sep 10, 2026Sep 10, 2026
guineveer
Public
https://chipsalliance.github.io/guineveer/
C
•
Apache License 2.0
•5•11•0•0•Updated Sep 7, 2026Sep 7, 2026
riscv-dv
Public
Random instruction generator for RISC-V processor verification
Python
•
Apache License 2.0
•399•1.4k•136•32•Updated Sep 4, 2026Sep 4, 2026
chips-alliance-website
Public
SCSS
•
MIT License
•7•5•4•0•Updated Sep 4, 2026Sep 4, 2026
caliptra-libspdm
Public
C
•
BSD 3-Clause "New" or "Revised" License
•0•0•0•3•Updated Sep 4, 2026Sep 4, 2026

ProTip! When viewing an organization's repositories, you can use the props. filter to filter by custom property.

Repositories list

122 repositories