Skip to content
View osnr's full-sized avatar

Sponsors

@joshuahhh
@cben
@respatialized
@beaugunderson
Private Sponsor
@andymatuschak
@tophtucker
Private Sponsor
@stevekrouse
@bvisness
Private Sponsor
Private Sponsor
@static-clouds

Organizations

@recursecenter @living-room

Block or report osnr

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
18 stars written in Verilog
Clear filter

Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2

Verilog 2,792 1,042 Updated Mar 24, 2021

SERV - The SErial RISC-V CPU

Verilog 1,710 240 Updated Dec 16, 2025

OpenXuantie - OpenC910 Core

Verilog 1,359 361 Updated Jun 28, 2024

Verilog I2C interface for FPGA implementation

Verilog 664 188 Updated Feb 27, 2025

Project Apicula 🐝: bitstream documentation for Gowin FPGAs

Verilog 608 83 Updated Dec 7, 2025

High throughput JPEG decoder in Verilog for FPGA

Verilog 249 48 Updated Mar 5, 2022

A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals

Verilog 248 32 Updated Nov 29, 2018

NES in Verilog

Verilog 201 60 Updated Aug 8, 2025

Compact FPGA game console

Verilog 165 14 Updated Nov 14, 2023

HDMI to whatever adapter

Verilog 120 2 Updated Mar 22, 2023

Verilog Content Addressable Memory Module

Verilog 113 48 Updated Mar 2, 2022

Implementation Nintendo's GameBoy console on an FPGA

Verilog 99 11 Updated Sep 10, 2016

The Original Nintendo Gameboy in Verilog

Verilog 61 8 Updated Dec 12, 2014

Isle FPGA Computer

Verilog 59 1 Updated Dec 19, 2025

A reconfigurable logic circuit made of identical rotatable tiles.

Verilog 23 3 Updated Nov 15, 2021

Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools

Verilog 21 2 Updated Oct 8, 2016
Verilog 15 Updated Jul 10, 2020