Starred repositories
4
stars
written in Verilog
Clear filter
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Reindeer Soft CPU for Step CYC10 FPGA board