Skip to content
View axet's full-sized avatar
🍄
PowerUp!
🍄
PowerUp!
136 followers · 5 following

Achievements

Achievement: Pair ExtraordinaireAchievement: QuickdrawAchievement: Arctic Code Vault ContributorAchievement: Pull Sharkx2

Achievements

Achievement: Pair ExtraordinaireAchievement: QuickdrawAchievement: Arctic Code Vault ContributorAchievement: Pull Sharkx2

Block or report axet

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

2 stars written in Verilog
Clear filter

vortexgpgpu / vortex

Verilog 1,735 386 Updated Nov 5, 2025

open-sdr / openwifi-hw

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware

Verilog 807 277 Updated Sep 23, 2025