Skip to content
View azhi1992's full-sized avatar

Block or report azhi1992

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. no-OS no-OS Public

    Forked from analogdevicesinc/no-OS

    Software drivers for systems without OS

    C

  2. hdl hdl Public

    Forked from analogdevicesinc/hdl

    HDL libraries and projects

    Verilog

  3. uvm-testbench-tutorial-simple-adder uvm-testbench-tutorial-simple-adder Public

    Forked from naragece/uvm-testbench-tutorial-simple-adder

    A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology