Popular repositories Loading

1. Systolic-array-implementation-in-RTL-for-TPU Systolic-array-implementation-in-RTL-for-TPU Public

   Forked from abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU

   Implementation of Systolic Array (AIH_project)

   Verilog

2. tensor-core tensor-core Public

   Forked from Purdue-SoCET/atalla

   Purdue SoCET Tensor Core

   SystemVerilog

3. UVM-Jumpstart UVM-Jumpstart Public

   Forked from Purdue-SoCET/UVM-Jumpstart

   This repo gives quick practical introduction to UVM.

   SystemVerilog

4. SoCET_UVM_AIH_summer25 SoCET_UVM_AIH_summer25 Public

   UVM verification of SoCET AIH - v1

   C