-
Notifications
You must be signed in to change notification settings - Fork 1
Verilog code for a 16-bit RISC processor is presented. The RISC processor is designed based on its instruction set and Harvard-type data path structure. Then, the RISC processor is implemented in Verilog and verified using Xilinx ISIM.
adityasuman10/16-bit-RISC-Processor
About
Verilog code for a 16-bit RISC processor is presented. The RISC processor is designed based on its instruction set and Harvard-type data path structure. Then, the RISC processor is implemented in Verilog and verified using Xilinx ISIM.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published