Lists (1)
Starred repositories
2
stars
written in Verilog
Clear filter
USB3 PIPE interface for Xilinx 7-Series
Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource on the Host side too. Our project roots for the Root Port i…