Skip to content
View allkern's full-sized avatar
🎯
Focusing
🎯
Focusing
107 followers · 54 following

Achievements

Achievement: YOLOAchievement: Pull Sharkx2Achievement: Starstruckx2Achievement: QuickdrawAchievement: Arctic Code Vault Contributor

Achievements

Achievement: YOLOAchievement: Pull Sharkx2Achievement: Starstruckx2Achievement: QuickdrawAchievement: Arctic Code Vault Contributor

Highlights

  • Pro

Organizations

@gbdev

Block or report allkern

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

3 stars written in Verilog
Clear filter

alexforencich / verilog-ethernet

Verilog Ethernet components for FPGA implementation

Verilog 2,805 801 Updated Feb 27, 2025

T-K-233 / RISC-V-Single-Cycle-CPU

RISC-V 32bit single-cycle CPUs written in Logisim, Verilog, and Chisel

Verilog 448 45 Updated Feb 6, 2025

emu-russia / dmgcpu

DMG-CPU Reverse Engineering

Verilog 43 7 Updated May 14, 2025