Skip to content
View alvarorichard's full-sized avatar
:shipit:
Shut up and Hack
:shipit:
Shut up and Hack

Block or report alvarorichard

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

4 stars written in Verilog
Clear filter

Z80 open-source silicon clone. Goal is to become a silicon proven, pin compatible, open-source replacement for classic Z80.

Verilog 696 28 Updated Oct 3, 2025

mor1kx - an OpenRISC 1000 processor IP core

Verilog 558 153 Updated Aug 21, 2025

i8080 precise replica in Verilog, based on reverse engineering of real die

Verilog 159 24 Updated Jul 13, 2019

Fully pipelined MIPS CPU in Verilog/SystemVerilog with advanced branch prediction, register renaming, and value prediction

Verilog 8 9 Updated Feb 21, 2016