Skip to content
View anbu-05's full-sized avatar
4 followers · 1 following

Block or report anbu-05

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

Showing results

alshedivat / al-folio

A beautiful, simple, clean, and responsive Jekyll theme for academics

HTML 15,396 12,871 Updated Mar 25, 2026

3d3f / ii-sddm-theme

SDDM theme that looks like ii lockscreen

HTML 80 4 Updated Mar 11, 2026

end-4 / dots-hyprland

Usability-first dotfiles

QML 13,649 1,098 Updated Mar 30, 2026

TeamVyadhVIT / Silicon

Vyadh's official Payload (Electrical and Astrobiology) Repository ('25-'26)

1 Updated Jan 21, 2026

anbu-05 / Tetrel-RISCV

a simple RV32IM SoC implementation using the picoRV32 core.

Verilog 1 Updated Mar 20, 2026

efabless / raven-picorv32

Silicon-validated SoC implementation of the PicoSoc/PicoRV32

Verilog 289 75 Updated Jul 28, 2020