Skip to content
View apscomp's full-sized avatar

Block or report apscomp

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

8 stars written in Verilog
Clear filter

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 4,125 939 Updated Jun 27, 2024
Verilog 1,996 470 Updated Apr 29, 2026

Verilog library for ASIC and FPGA designers

Verilog 1,410 303 Updated May 8, 2024

Parallel Array of Simple Cores. Multicore processor.

Verilog 101 33 Updated May 16, 2019

An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.

Verilog 51 15 Updated Nov 23, 2013

I2C controller core

Verilog 16 7 Updated Jun 1, 2022

SPI core

Verilog 14 5 Updated Oct 25, 2019

A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]

Verilog 11 6 Updated Oct 19, 2014