Stars
3
stars
written in Verilog
Clear filter
OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
open-sdr / openofdm
Forked from jhshi/openofdmSythesizable, modular Verilog implementation of 802.11 OFDM decoder.