Skip to content
View asm2750's full-sized avatar

Block or report asm2750

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
11 stars written in Verilog
Clear filter

Open source FPGA-based NIC and platform for in-network compute

Verilog 2,096 496 Updated Jul 5, 2024

The RIFFA development repository

Verilog 859 347 Updated Jun 11, 2024

Recipe for FPGA cooking

Verilog 308 68 Updated Sep 29, 2024

A Full Hardware Real-Time Ray-Tracer

Verilog 111 14 Updated Nov 16, 2025

Mod kit for the Virtual Boy to make it output VGA or RGB video

Verilog 62 13 Updated Oct 23, 2023

A fully-integrated FT8 protocol receiver on 130nm CMOS

Verilog 61 3 Updated Nov 13, 2022

A demonstration showing how several components can be compsed to build a simulated spectrogram

Verilog 47 9 Updated Apr 15, 2024

Enhanced 6502/65C02 Microprogrammed FPGA Processor Core (Verilog-2001)

Verilog 33 9 Updated Mar 15, 2022

PCI bridge

Verilog 20 11 Updated Jul 17, 2014

Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3

Verilog 19 2 Updated Oct 14, 2018

An adaptation of IEEE-1355 DS-SE-02 serial I/O for use with the Kestrel-3 for standardized I/O channels.

Verilog 5 Updated Mar 6, 2017