Skip to content
View blainsmith's full-sized avatar

Organizations

@agnostechvalley @rblgk @gdgcapitalregion

Block or report blainsmith

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

5 stars written in Verilog
Clear filter

Open source FPGA-based NIC and platform for in-network compute

Verilog 2,094 496 Updated Jul 5, 2024

Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our d…

Verilog 1,291 30 Updated Dec 19, 2025

Revengineered ancient PDP-11 CPUs, originals and clones

Verilog 167 29 Updated Oct 22, 2025

An Open Source configuration of the Arty platform

Verilog 131 24 Updated Jan 17, 2024

Arty FPGA board starter project

Verilog 12 1 Updated Sep 13, 2022