Master @ NTU GIEE |
Bachelor @ NTU EE
-
Intern @ Google
- Tainan, Taiwan
-
12:18
(UTC +08:00)
Pinned Loading
-
Real-time-Background-Removal-and-Substitution-based-on-FPGA
Real-time-Background-Removal-and-Substitution-based-on-FPGA PublicVerilog 1
-
Hardware-accelerator-for-genome-sequence-alignment
Hardware-accelerator-for-genome-sequence-alignment PublicVerilog
-
Hardware-accelerator-for-Transformer-in-Deep-Learning
Hardware-accelerator-for-Transformer-in-Deep-Learning PublicVerilog 5
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.