Skip to content
View cuijialang's full-sized avatar

Block or report cuijialang

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
14 stars written in Verilog
Clear filter

Open source FPGA-based NIC and platform for in-network compute

Verilog 2,094 496 Updated Jul 5, 2024

An Open-source FPGA IP Generator

Verilog 1,027 185 Updated Dec 19, 2025

A High-performance Timing Analysis Tool for VLSI Systems

Verilog 680 172 Updated Dec 16, 2025

Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated

Verilog 234 49 Updated Feb 4, 2025

Regression test suite for Icarus Verilog. (OBSOLETE)

Verilog 115 48 Updated Mar 2, 2023

A collection of big designs to run post-synthesis simulations with yosys

Verilog 51 16 Updated Oct 27, 2015

视频旋转(2019FPGA大赛)

Verilog 37 11 Updated May 5, 2020

Firmware IRIG-B decoder

Verilog 26 10 Updated Dec 14, 2022

include hdlc (miao), 422 grapher, 1553b

Verilog 21 8 Updated Oct 10, 2019

Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security

Verilog 10 3 Updated May 1, 2017

Trojan Hardware implemented in the OpenCores Amber ARM Core

Verilog 7 2 Updated Mar 17, 2014

HDL project of Matrix Processing Unit for FPGA devices.

Verilog 4 3 Updated Sep 2, 2020

This is a Serial Parallel Multiplier coded in Verilog

Verilog 1 1 Updated Sep 30, 2019

利用modelsi波形来显示字符

Verilog 1 Updated Mar 10, 2020