Skip to content
View cathalmccabe's full-sized avatar

Block or report cathalmccabe

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Ryzen AI Dockerfiles for ML, Robotics and Development Environments

Jupyter Notebook 77 14 Updated Jun 12, 2026

NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.

C++ 32 5 Updated Nov 8, 2025

An innovative MicroPython / CircuitPython IDE for Web and Mobile

Python 559 43 Updated Mar 8, 2026

Implements the 2D-Walker model proposed in repository https://github.com/raminmh/CfC in two different ways on the Kria KV260 platfrom.

VHDL 1 Updated Jun 29, 2024

Distribute and run LLMs with a single file.

C++ 24,974 1,392 Updated Jun 9, 2026

Python Productivity for ZYNQ

Jupyter Notebook 2,310 858 Updated Jun 11, 2026

PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.

VHDL 45 14 Updated Jan 28, 2026

pynq framework for antsdr

Tcl 37 20 Updated May 31, 2024
Makefile 1 1 Updated Jun 9, 2021

A script to open and close your Somfy (and SIMU) blinds with a Raspberry Pi and an RF emitter.

Python 466 113 Updated Mar 27, 2026

The web-based visual programming editor.

JavaScript 13,435 3,849 Updated Jun 15, 2026

Jupyter/IPython Kernel Tools

Python 370 92 Updated Jun 15, 2026

Train and deploy LUT-based neural networks on FPGAs

Python 116 33 Updated Jun 12, 2024

Create real-time plots in Jupyter Notebooks.

Jupyter Notebook 145 11 Updated Apr 11, 2023

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 4,217 961 Updated Jun 27, 2024

Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL

Python 91 12 Updated Jul 29, 2019

HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)

Python 339 96 Updated Apr 20, 2024

Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack

Tcl 138 44 Updated Sep 11, 2021
Jupyter Notebook 12 6 Updated Apr 7, 2020

Open-sourcing the PYNQ & RFSoC workshop materials

Jupyter Notebook 66 20 Updated Oct 23, 2020

This repo contains the Limago code

C++ 93 27 Updated May 8, 2025

Python Filter Design Analysis Tool

Python 734 100 Updated Jun 15, 2026

Python Helper library for Jupyter Notebooks

Jupyter Notebook 1,041 159 Updated Feb 16, 2021

PYNQ example of using the RFSoC as a QPSK transceiver.

VHDL 119 49 Updated Jan 28, 2026
Jupyter Notebook 476 160 Updated Sep 10, 2024

A Tutorial on Putting High-Level Synthesis cores in PYNQ

Jupyter Notebook 107 26 Updated May 5, 2018

Instructions and packages for Zybo compatibility to Pynq

Jupyter Notebook 16 2 Updated Dec 10, 2018

Board files to build Ultra 96 PYNQ image

Jupyter Notebook 158 53 Updated Sep 14, 2025

Fletcher: A framework to integrate FPGA accelerators with Apache Arrow

VHDL 231 32 Updated Jun 5, 2026
Next