Skip to content
View chhsu1118's full-sized avatar

Block or report chhsu1118

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. ICLab-2023 ICLab-2023 Public

    Forked from hankshyu/ICLab-2023

    Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)

    Verilog

  2. FPGA FPGA Public

    Forked from sin-x/FPGA

    数字IC相关资料

  3. AMBA_APB_SRAM AMBA_APB_SRAM Public

    Forked from courageheart/AMBA_APB_SRAM

    AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM and can be used as standalone Verification IP (VIP).

    SystemVerilog

  4. awesome-dv awesome-dv Public

    Forked from troyguo/awesome-dv

    Awesome ASIC design verification

  5. 2021_Spring_NCTU_ICLAB 2021_Spring_NCTU_ICLAB Public

    Forked from mirkat1206/2021_Spring_NCTU_ICLAB

    NCTU 2021 Spring Integrated Circuit Design Laboratory

    Verilog