Skip to content
View colrack's full-sized avatar

Block or report colrack

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

6 stars written in Verilog
Clear filter

Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our d…

Verilog 1,328 34 Updated Mar 12, 2026

The USRP™ Hardware Driver Repository

Verilog 1,225 756 Updated Apr 23, 2026

RISC-V XV6/Linux SoC, marchID: 0x2b

Verilog 1,087 77 Updated Mar 3, 2026

The USRP™ Hardware Driver FPGA Repository

Verilog 301 218 Updated Dec 13, 2021

CHIP-8 console on FPGA

Verilog 203 11 Updated Dec 16, 2018

Hardware implementation of the ChaCha20-Poly1305 AEAD construction

Verilog 12 1 Updated Oct 8, 2020