Skip to content
View dylanmc's full-sized avatar
  • Portland, Oregon

Block or report dylanmc

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

7 stars written in VHDL
Clear filter

GPL v3 2D/3D graphics engine in verilog

VHDL 690 146 Updated Aug 31, 2014

SNES for MiSTer

VHDL 232 92 Updated Dec 18, 2025

C64's VIC-II video chip on a Tang Nano 9k FPGA with HDMI

VHDL 60 5 Updated Sep 8, 2025

core files for the MiST fpga

VHDL 33 18 Updated Nov 22, 2024

PDP-11/20 CPU + UART + Timer + I/O Ports coded in VHDL and implemented for the Lattice iCE40-hx8k dev board

VHDL 8 2 Updated Feb 7, 2020

PC-Engine / Turbografx-16 / SuperGrafx clone targeted to the MiST board

VHDL 5 Updated Feb 13, 2020

PC-Engine / Turbografx-16 clone running on an Altera DE1 board.

VHDL 5 4 Updated Nov 7, 2020