Skip to content
View danielholanda's full-sized avatar

Block or report danielholanda

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
3 stars written in Verilog
Clear filter

Verilog library for ASIC and FPGA designers

Verilog 1,376 298 Updated May 8, 2024

Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"

Verilog 101 11 Updated Nov 14, 2018

Assorted Verilog code needed in bigger projects

Verilog 5 1 Updated Sep 3, 2020