Skip to content
View dankirkham's full-sized avatar
10 followers · 11 following
  • Huntsville, Alabama, USA

Achievements

Achievement: Pull SharkAchievement: Arctic Code Vault Contributor

Achievements

Achievement: Pull SharkAchievement: Arctic Code Vault Contributor

Block or report dankirkham

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

5 stars written in Verilog
Clear filter

YosysHQ / picorv32

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 3,855 885 Updated Jun 27, 2024

darklife / darkriscv

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Verilog 2,458 319 Updated Jul 16, 2025

samitbasu / rhdl

A Hardware Description Language based on the Rust Programming Language

Verilog 259 22 Updated Dec 23, 2025

tomverbeure / rt

A Full Hardware Real-Time Ray-Tracer

Verilog 111 14 Updated Nov 16, 2025

fpgaminer / fpgaminer-vanitygen

Open Source Bitcoin Vanity Address Generation on FPGAs

Verilog 32 10 Updated Jan 29, 2022