Skip to content
View dnltz's full-sized avatar

Block or report dnltz

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Open-source PDK version manager

Python 33 3 Updated Nov 25, 2025

Greyhound on IHP SG13G2 0.13 μm BiCMOS process

Verilog 73 7 Updated Dec 17, 2025
Python 20 Updated Oct 6, 2025
Python 13 5 Updated Dec 19, 2025

Author: Simon Dorrer, 2024 / 2025, Johannes Kepler University (JKU) Linz, Austria, Institute for Integrated Circuits and Quantum Computing (IICQC) / Institute of Signal Processing (ISP). This ATBS-…

Verilog 7 1 Updated Dec 2, 2025

Custom IC Design Platform

Python 40 3 Updated Dec 18, 2025

An open source Python package that generates hardware pinout diagrams as SVG images.

Python 413 21 Updated Mar 31, 2022

ElemRV - End-to-end Open-Source RISC-V Microcontroller

Scala 67 8 Updated Dec 18, 2025

8 and 9 bit SAR ADC in IHP SG13G2

Makefile 10 3 Updated Mar 19, 2025

An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders

Python 20 4 Updated Dec 17, 2025

End-to-end synthesis and P&R toolchain

Rust 92 8 Updated Dec 2, 2025

Generate symbols from HDL components/modules

Python 21 7 Updated Feb 6, 2023

Open-Source IP Core Library

Scala 6 1 Updated Dec 17, 2025

Watch a Sphinx directory and rebuild the documentation when a change is detected. Also includes a hot-reload web server.

Python 591 91 Updated Dec 16, 2025

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

Verilog 10 1 Updated Dec 14, 2024

EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)

Jupyter Notebook 172 38 Updated Aug 8, 2025

Example out-of-tree application that is also a module

C 316 206 Updated Nov 14, 2025

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 8,992 702 Updated Aug 18, 2024

Like VexRiscv, but, Harder, Better, Faster, Stronger

Scala 190 37 Updated Dec 19, 2025

Experimental flows using nextpnr for Xilinx devices

C++ 54 20 Updated Nov 25, 2025

End-to-End Open-Source I2C GPIO Expander

Scala 33 3 Updated Dec 5, 2025

The next generation of OpenLane, rewritten from scratch with a modular architecture

Python 322 72 Updated Dec 2, 2025

Focus on prompting and generating

Python 47,279 7,695 Updated Dec 1, 2025

A good looking terminal emulator which mimics the old cathode display...

QML 24,833 931 Updated Dec 17, 2025

Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)

Scala 137 12 Updated Aug 30, 2024

Rich is a Python library for rich text and beautiful formatting in the terminal.

Python 54,832 1,973 Updated Dec 2, 2025

Set up your GitHub Actions workflow with a OSS CAD Suite

TypeScript 16 3 Updated Mar 21, 2024

A natural language interface for computers

Python 61,145 5,244 Updated Dec 5, 2025

Open source process design kit for 28nm open process

68 11 Updated Apr 23, 2024
Next