Starred repositories
5
stars
written in Verilog
Clear filter
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
RISC-V Formal Verification Framework
RISC-V microcontroller IP core for embedded, FPGA and ASIC applications