Skip to content
View dongjingdaoren's full-sized avatar

Block or report dongjingdaoren

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Implements a JESD204B high-speed serial link with BCH(31,11) error correction, adding 3-bit random error recovery without altering protocol compliance. Designed in Verilog with modular blocks and s…

SystemVerilog 3 1 Updated Aug 15, 2025

matlab

MATLAB 16 3 Updated Nov 8, 2018