Skip to content
View e12e's full-sized avatar

Block or report e12e

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
6 stars written in Verilog
Clear filter

FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software

Verilog 1,610 355 Updated Dec 3, 2025

A small, light weight, RISC CPU soft core

Verilog 1,489 177 Updated Dec 8, 2025

MNT VA2000, an Open Source Amiga 2/3/4000 Graphics Card (Zorro II/III), written in Verilog

Verilog 1,011 79 Updated Dec 15, 2022

A tiny Open POWER ISA softcore written in VHDL 2008

Verilog 707 109 Updated Dec 14, 2025

FPGA implementation of DEC PDP-1 computer (1959) in Verilog, with CRT, Teletype and Console.

Verilog 193 16 Updated Jul 9, 2022

A template project for the ULX3S ECP5 FPGA board using only Open Source Software

Verilog 14 Updated Nov 11, 2018