Skip to content
View ebbys89's full-sized avatar
2 followers · 9 following

Block or report ebbys89

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

4 results for source starred repositories written in Verilog
Clear filter

ZipCPU / zipcpu

A small, light weight, RISC CPU soft core

Verilog 1,503 176 Updated Dec 8, 2025

ZipCPU / openarty

An Open Source configuration of the Arty platform

Verilog 131 24 Updated Jan 17, 2024

ZipCPU / zbasic

A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems

Verilog 45 7 Updated Oct 27, 2022

ZipCPU / wbpmic

Wishbone controller for a MEMs microphone

Verilog 15 2 Updated Mar 18, 2020