Lists (5)
Starred repositories
7
stars
written in Verilog
Clear filter
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Project Apicula 🐝: bitstream documentation for Gowin FPGAs
Example designs showing different ways to use F4PGA toolchains.
Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD
Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.