Skip to content
View erihsu's full-sized avatar
🎯
Focusing
🎯
Focusing
  • 深圳市元素龙技术有限公司
  • Shenzhen, China
  • 20:51 (UTC +08:00)

Highlights

  • Pro

Block or report erihsu

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

An open-source library for GPU-accelerated robot learning and sim-to-real transfer.

Jupyter Notebook 1,641 256 Updated Nov 25, 2025

Verilog library for ASIC and FPGA designers

Verilog 1,377 299 Updated May 8, 2024

PyTorch ,ONNX and TensorRT implementation of YOLOv4

Python 4,530 1,494 Updated Jun 19, 2024

FPGA based Vision Transformer accelerator (Harvard CS205)

SystemVerilog 140 14 Updated Feb 11, 2025

A lightweight suite of motion imitation methods for training controllers.

Python 1,205 131 Updated Dec 17, 2025

BlueR — Official BlueZ Bindings for Rust

Rust 401 53 Updated Nov 21, 2025

Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format …

C++ 238 42 Updated Sep 6, 2025

⚡ Better `pre-commit`, re-engineered in Rust

Rust 2,928 91 Updated Dec 22, 2025

An abstraction library for interfacing EDA tools

Python 731 219 Updated Dec 18, 2025

Register Interface Generator

Rust 3 Updated Dec 16, 2025

Working Draft of the RISC-V Debug Specification Standard

Python 502 99 Updated Dec 18, 2025

free finite-difference time-domain (FDTD) software for electromagnetic simulations

C++ 1,529 742 Updated Dec 12, 2025

CadQuery and Build123d integration for Blender

Python 65 6 Updated Jul 13, 2024

A DDR3 memory controller in Verilog for various FPGAs

Verilog 540 102 Updated Oct 10, 2021
C++ 90 14 Updated Jun 20, 2025

Verilog UART

Verilog 187 44 Updated Jun 4, 2013

Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter

Rust 22 3 Updated Dec 15, 2025

Robrix: a multi-platform Matrix chat client written in Rust, using the Makepad UI toolkit and the Robius app dev framework

Rust 371 40 Updated Dec 22, 2025

An open source payments switch written in Rust to make payments fast, reliable and affordable

Rust 39,338 4,554 Updated Dec 22, 2025

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 8,993 703 Updated Aug 18, 2024

A library for generating fake data in Rust.

Rust 1,171 124 Updated Dec 16, 2025

Verilog UART

Verilog 516 153 Updated Feb 27, 2025

Tensor library for machine learning

C++ 13,741 1,431 Updated Dec 17, 2025

Package manager and build abstraction tool for FPGA/ASIC development

Python 1,376 264 Updated Dec 18, 2025

a calendar server aiming to be simple, fast and passwordless

Rust 305 17 Updated Dec 21, 2025

High performance UI layout library in C.

C 16,180 625 Updated Dec 5, 2025

Our website in CLI format

JavaScript 180 59 Updated Dec 18, 2025

hardware design of universal NPU(CNN accelerator) for various convolution neural network

Verilog 158 15 Updated Mar 5, 2025
Next