Stars
2
stars
written in VHDL
Clear filter
a Real-time image recognition project with RTL accelerator and ZYNQ Architecture
Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)