Skip to content
View falz's full-sized avatar

Organizations

@WiscNet

Block or report falz

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
4 results for source starred repositories written in Verilog
Clear filter

Mega Drive/Genesis core written in Verilog

Verilog 312 13 Updated Oct 20, 2024

FPGA cores compatible with multiple arcade game machines and KiCAD schematics of arcade games. Working on MiSTer FPGA/Analogue Pocket

Verilog 282 47 Updated Dec 19, 2025

NeoGeo for MiSTer

Verilog 161 83 Updated Dec 9, 2025

FPGA implementation of SEGA SYSTEM 1 arcade board

Verilog 14 3 Updated Nov 15, 2020