Skip to content
View fredrequin's full-sized avatar
👨‍🔬
The mad scientist
👨‍🔬
The mad scientist
  • EREMS
  • Toulouse, France

Block or report fredrequin

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Verilator open-source SystemVerilog simulator and lint system

SystemVerilog 3,566 803 Updated Apr 28, 2026

Firmware / Software for A4091 / A4091 Mini / A4092

C 18 7 Updated Apr 28, 2026

FPGA cores compatible with multiple arcade game machines and KiCAD schematics of arcade games. Working on MiSTer FPGA/Analogue Pocket

Verilog 295 49 Updated Apr 28, 2026

Amiga with Native PCI Bus

HTML 123 4 Updated Apr 27, 2026

A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.

C 458 41 Updated Apr 27, 2026

SystemVerilog compiler and language services

C++ 1,017 219 Updated Apr 27, 2026

Traces, schematics, and general infos about custom chips reverse-engineered from silicon

Verilog 224 15 Updated Apr 25, 2026

YM2151 clone in verilog. FPGA proven.

VHDL 85 23 Updated Apr 23, 2026

This is an attempt to make clean Verilog sources for each chip on the Amiga.

Verilog 229 29 Updated Apr 21, 2026

A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.

VHDL 717 60 Updated Apr 20, 2026

ELFIO and ARIO are robust, header-only C++ libraries designed to make binary file and archive manipulation effortless, efficient, and portable. Whether you are building compilers, linkers, binary a…

C++ 865 179 Updated Apr 19, 2026

Verilog code to replace the Commodore SDMAC found in the A3000

Verilog 46 4 Updated Apr 12, 2026

HDMI Output for the Commodore-64

VHDL 129 10 Updated Apr 9, 2026

C64 Documentation used in my C64 development work

HTML 37 8 Updated Apr 5, 2026

Digital output for Roland MT-32, D10/20/50/etc

F# 12 2 Updated Apr 3, 2026

Amiga 4091 hardware - Gerbers, Schematics, EasyEDA files, etc

18 2 Updated Apr 3, 2026

8MB autoconfig fast memory for the Amiga 2000

Verilog 29 3 Updated Mar 15, 2026

All my public C64 stuff

C++ 153 26 Updated Mar 13, 2026

Bus bridges and other odds and ends

Verilog 662 126 Updated Mar 10, 2026

An FPGA "heater" design to use LFSR data to toggle logic for the purpose of stressing the power supply.

Tcl 9 1 Updated Mar 4, 2026

Artwork, Documentation & Misc for the A4091

OpenSCAD 8 2 Updated Feb 19, 2026

Open-Hardware Floppy Drive Simulator

360 54 Updated Feb 13, 2026

First Class HID controller to AMIGA (Atari, etc..) adaptor and converter

134 15 Updated Feb 5, 2026

FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10)

Verilog 127 25 Updated Jan 30, 2026

Verilog definitions of custom SNK chips, for repairs and preservation.

Verilog 20 4 Updated Jan 25, 2026

Bit-accurate DX7 synthesizer emulation

C++ 62 2 Updated Jan 19, 2026

Design digital circuits in C. Simulate really fast with a regular compiler.

C 179 11 Updated Jan 16, 2026

CPLD Replacement for A2000 Buster

Verilog 74 20 Updated Jan 16, 2026

The ZipCPU blog

HTML 19 8 Updated Dec 17, 2025

XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.

Verilog 71 16 Updated Nov 26, 2025
Next