Skip to content
View gregdavill's full-sized avatar

Block or report gregdavill

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
10 stars written in Verilog
Clear filter

Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source.

Verilog 1,028 197 Updated Oct 22, 2023

3-stage RV32IMACZb* processor with debug

Verilog 949 69 Updated Oct 28, 2025

Project Apicula 🐝: bitstream documentation for Gowin FPGAs

Verilog 594 79 Updated Oct 28, 2025

iCESugar FPGA Board (base on iCE40UP5k)

Verilog 404 106 Updated Sep 16, 2025

OpenXuantie - OpenC906 Core

Verilog 370 115 Updated Jun 28, 2024

Verilog Configurable Cache

Verilog 185 38 Updated Nov 5, 2025

Open-source thermal camera project

Verilog 59 9 Updated Jul 28, 2022

EVEREST: e-Versatile Research Stick for peoples

Verilog 36 4 Updated Apr 12, 2023

A reconfigurable logic circuit made of identical rotatable tiles.

Verilog 23 3 Updated Nov 15, 2021

Yet Another Debug Transport

Verilog 22 1 Updated Mar 28, 2022