Search results

Using DMA and ACP port gives almost exact stats for L2

Status: Open.

#114 In harvard-acc/smaug;

· srihariharan05 opened on Apr 29, 2025

Errors when bulid gem5-aladdin with --debug-aladdin flag

Status: Open.

#113 In harvard-acc/smaug;

· Jian-PENG207 opened on Dec 6, 2023

Can I simulate the accelerator whose clock frequency is larger than 1GHz

Status: Open.

#112 In harvard-acc/smaug;

· zzczzc20 opened on Jul 3, 2023

Failed to run Smaug example

Status: Open.

#111 In harvard-acc/smaug;

· praneeth121 opened on Mar 11, 2023

Fail to replace accelerator spad with cache: <code>RuntimeError: Unknown array "inputs".</code>

Status: Open.

#110 In harvard-acc/smaug;

· suchandler96 opened on Mar 1, 2023

Can we run multiple instances of NVDLA minerva model on smaug .

Status: Open.

#109 In harvard-acc/smaug;

· sadia-4 opened on Feb 19, 2023

Systolic array loops when feature size is the same of kernel size

Status: Open.

#108 In harvard-acc/smaug;

· Cippo95 opened on Feb 15, 2023

Question about DMA setup time modeling

Status: Open.

#106 In harvard-acc/smaug;

· daecheolyou opened on Oct 25, 2021

Simulation with ResNet fails

Status: Open.

#103 In harvard-acc/smaug;

· daecheolyou opened on Oct 20, 2021

How to port Rinforcement learning algorithm on smaug?

Status: Open.

#101 In harvard-acc/smaug;

· kailashg26 opened on Oct 16, 2021

Support for Depthwise Conv layer

Status: Open.

#100 In harvard-acc/smaug;

· shivmgg opened on Oct 16, 2021

Add a padding operator

Status: Open.

#94 In harvard-acc/smaug;

· xyzsam opened on Jun 27, 2021