Skip to content
View heimskr's full-sized avatar
🍏
Hello!
🍏
Hello!

Sponsoring

@lino-levan
@advaith1
@nmarks413

Block or report heimskr

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

12 stars written in Verilog
Clear filter

Verilog Ethernet components for FPGA implementation

Verilog 2,802 800 Updated Feb 27, 2025

SERV - The SErial RISC-V CPU

Verilog 1,708 240 Updated Dec 16, 2025

Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our d…

Verilog 1,291 30 Updated Dec 19, 2025

SD-Card controller, using either SPI, SDIO, or eMMC interfaces

Verilog 339 52 Updated Oct 18, 2025

FPGA display controller with support for VGA, DVI, and HDMI.

Verilog 244 33 Updated Mar 9, 2020

A simple implementation of a UART modem in Verilog.

Verilog 168 25 Updated Nov 10, 2021

Simple 8-bit UART realization on Verilog HDL.

Verilog 111 20 Updated Apr 27, 2024

A bootloader for the SNES console

Verilog 57 5 Updated Nov 3, 2016

Gaussian noise generator Verilog IP core

Verilog 32 10 Updated May 22, 2023

I2S transciever implemented in Verilog HDL

Verilog 32 10 Updated Oct 11, 2017
Verilog 31 1 Updated Dec 12, 2018

This repository has code for the ethernet demonstration in Nexys Video FPGA board

Verilog 5 2 Updated Jul 27, 2025