Skip to content
Navigation Menu
Sign in
Appearance settings
Platform
AI CODE CREATION
GitHub Copilot
Write better code with AI
GitHub Copilot app
Direct agents from issue to merge
MCP Registry
Integrate external tools
DEVELOPER WORKFLOWS
Actions
Automate any workflow
Codespaces
Instant dev environments
Issues
Plan and track work
Code Review
Manage code changes
Code Quality
Enforce quality at merge
APPLICATION SECURITY
GitHub Advanced Security
Find and fix vulnerabilities
Code security
Secure your code as you build
Secret protection
Stop leaks before they start
EXPLORE
Why GitHub
Documentation
Blog
Changelog
Marketplace
View all features
Solutions
BY COMPANY SIZE
Enterprises
Small and medium teams
Startups
Nonprofits
BY USE CASE
App Modernization
DevSecOps
DevOps
CI/CD
View all use cases
BY INDUSTRY
Healthcare
Financial services
Manufacturing
Government
View all industries
View all solutions
Resources
EXPLORE BY TOPIC
AI
Software Development
DevOps
Security
View all topics
EXPLORE BY TYPE
Customer stories
Events & webinars
Ebooks & reports
Business insights
GitHub Skills
SUPPORT & SERVICES
Documentation
Customer support
Community forum
Trust center
Partners
View all resources
Open Source
COMMUNITY
GitHub Sponsors
Fund open source developers
PROGRAMS
Security Lab
Maintainer Community
GitHub Stars
Archive Program
REPOSITORIES
Topics
Trending
Collections
Enterprise
ENTERPRISE SOLUTIONS
Enterprise platform
AI-powered developer platform
AVAILABLE ADD-ONS
GitHub Advanced Security
Enterprise-grade security features
Copilot for Business
Enterprise-grade AI features
Premium Support
Enterprise-grade 24/7 support
Pricing
Search
/
Sign in
Sign up
Appearance settings
You signed in with another tab or window.
Reload
to refresh your session.
You signed out in another tab or window.
Reload
to refresh your session.
You switched accounts on another tab or window.
Reload
to refresh your session.
Dismiss alert
{{ message }}
homan9883
riscv-isa-sim
Repository navigation
Code
Pull requests
Actions
Projects
Security and quality
Insights
More
items
Commits
Branch selector
master
User selector
All users
Datepicker
All time
Commit history
Commits on May 24, 2025
Merge pull request #1998 from mingtians/update-readme
Show description for 4c870d0
aswaterman
authored
4c870d0
View commit details
Copy full SHA for 4c870d0
Browse repository at this point
Update README with Zimop extension
mingtians
committed
05f2a66
View commit details
Copy full SHA for 05f2a66
Browse repository at this point
Commits on May 22, 2025
Merge pull request #1988 from binno/pr-aia
Show description for d28344a
aswaterman
authored
d28344a
View commit details
Copy full SHA for d28344a
Browse repository at this point
Commits on May 21, 2025
Merge pull request #1997 from riscv-software-src/fix-1996
Show description for a3dbcba
aswaterman
authored
a3dbcba
View commit details
Copy full SHA for a3dbcba
Browse repository at this point
Partially revert #1987 to fix regrssion in vsra.vi and vssra.vi
Show description for 37db712
aswaterman
committed
37db712
View commit details
Copy full SHA for 37db712
Browse repository at this point
Fix unused variable warnings
aswaterman
committed
c8b8821
View commit details
Copy full SHA for c8b8821
Browse repository at this point
Merge pull request #1995 from arrv-sc/arrv-sc/fix-store-segfault
Show description for a07c190
aswaterman
authored
a07c190
View commit details
Copy full SHA for a07c190
Browse repository at this point
Commits on May 20, 2025
fix: log store only if it actually happened
Show description for 7d43d38
Alexander Romanov
committed
7d43d38
View commit details
Copy full SHA for 7d43d38
Browse repository at this point
Commits on May 16, 2025
Merge pull request #1993 from arrv-sc/arrv-sc/init-blocksz
Show description for 14cad99
aswaterman
authored
14cad99
View commit details
Copy full SHA for 14cad99
Browse repository at this point
Merge pull request #1990 from mslijepc/mslijepc_20250514_external-sim-ptr
Show description for f6b16b1
mslijepc
authored
f6b16b1
View commit details
Copy full SHA for f6b16b1
Browse repository at this point
minor spacing fix
mslijepc
committed
5bf00a8
View commit details
Copy full SHA for 5bf00a8
Browse repository at this point
feat: move cache block size initialization to constructor
Show description for b346571
Alexander Romanov
committed
b346571
View commit details
Copy full SHA for b346571
Browse repository at this point
Commits on May 15, 2025
Merge pull request #1888 from tsewei-lin/vector-crypto-misaligned
Show description for cb74be0
aswaterman
authored
cb74be0
View commit details
Copy full SHA for cb74be0
Browse repository at this point
Merge pull request #1991 from arrv-sc/arrv-sc/const-get-isa
Show description for 615e47d
aswaterman
authored
615e47d
View commit details
Copy full SHA for 615e47d
Browse repository at this point
Merge pull request #1992 from arrv-sc/arrv-sc/init-xlen
Show description for 7a16d71
aswaterman
authored
7a16d71
View commit details
Copy full SHA for 7a16d71
Browse repository at this point
Merge pull request #1989 from tianrui-wei/tianrui/decode_opcode
Show description for 587cf70
jerryz123
authored
587cf70
View commit details
Copy full SHA for 587cf70
Browse repository at this point
vector: crypto: fix EMUL alignment check for .vs operations
tsewei-lin
committed
7347f43
View commit details
Copy full SHA for 7347f43
Browse repository at this point
vector: crypto: fix overlap check when EGW > VLEN
tsewei-lin
committed
789068f
View commit details
Copy full SHA for 789068f
Browse repository at this point
vector: crypto: fix constraint checks for vector-crypto instructions
Show description for b30b11d
tsewei-lin
committed
b30b11d
View commit details
Copy full SHA for b30b11d
Browse repository at this point
Commits on May 14, 2025
feat: initialize xlen in constructor
Show description for 1e56ecb
Alexander Romanov
committed
1e56ecb
View commit details
Copy full SHA for 1e56ecb
Browse repository at this point
feat: mark processor_t getters as const
Show description for 9414785
Alexander Romanov
committed
9414785
View commit details
Copy full SHA for 9414785
Browse repository at this point
Merge branch 'riscv-software-src:master' into mslijepc_20250514_external-sim-ptr
mslijepc
authored
80084a8
View commit details
Copy full SHA for 80084a8
Browse repository at this point
changing type of external_simulator member of external_sim_device_t
mslijepc
committed
40d9232
View commit details
Copy full SHA for 40d9232
Browse repository at this point
Fix typo for implementation of AIA extension
Show description for 46acb4f
binno
committed
46acb4f
View commit details
Copy full SHA for 46acb4f
Browse repository at this point
Register hidelegh csr with aia_rv32_high_csr_t class
Show description for 9271036
binno
committed
9271036
View commit details
Copy full SHA for 9271036
Browse repository at this point
Modify non-standard interrupt start position
Show description for f874622
binno
committed
f874622
View commit details
Copy full SHA for f874622
Browse repository at this point
AIA: Raise virtual instruction exception on writing stimecmp (stimecmph) from VS-mode when hvictl.VTI=1
YenHaoChen
authored and
binno
committed
50a4aff
View commit details
Copy full SHA for 50a4aff
Browse repository at this point
AIA: Raise virtual instruction exception on acessing sie or sip (sieh or siph) from VS-mode when hvictl.VTI=1
YenHaoChen
authored and
binno
committed
45166a8
View commit details
Copy full SHA for 45166a8
Browse repository at this point
Smstateen: Implement *stateen0[59] controlling RV32-only CSRs (v)siph, (v)sieh, hidelegh, and hviph
YenHaoChen
authored and
binno
committed
acf8dac
View commit details
Copy full SHA for acf8dac
Browse repository at this point
Smstateen: Implement *stateen0[59] controlling CSR stopi
YenHaoChen
authored and
binno
committed
ae557fd
View commit details
Copy full SHA for ae557fd
Browse repository at this point
Smstateen: Implement *stateen0[59] controlling CSR vstopi
YenHaoChen
authored and
binno
committed
9bee68e
View commit details
Copy full SHA for 9bee68e
Browse repository at this point
Smstateen: Implement *stateen0[59] controlling CSRs hvien(h), hvictl, hviprio[12](h), and supervisor-level iprio array
YenHaoChen
authored and
binno
committed
cbf9a1c
View commit details
Copy full SHA for cbf9a1c
Browse repository at this point
Smstateen: Implement *stateen0[60] controlling CSRs (v)siselect and (v)sireg
YenHaoChen
authored and
binno
committed
2817c84
View commit details
Copy full SHA for 2817c84
Browse repository at this point
AIA: Handle the interrupt of vstopi in VS-mode
YenHaoChen
authored and
binno
committed
2031bc6
View commit details
Copy full SHA for 2031bc6
Browse repository at this point
AIA: Allow interrupt of any IID from vstopi/hvictl
YenHaoChen
authored and
binno
committed
d636898
View commit details
Copy full SHA for d636898
Browse repository at this point
Previous
Next
You can’t perform that action at this time.