Skip to content
View hperaza's full-sized avatar

Block or report hperaza

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
7 stars written in VHDL
Clear filter

PDP-11/70 CPU core and SoC

VHDL 144 23 Updated Jun 10, 2024

Business Card Sized Z80 Single Board Computer

VHDL 47 8 Updated Aug 7, 2020

VT100-style terminal implemented on FPGA in VHDL

VHDL 45 2 Updated Nov 6, 2015

Modern implementation of the AGC Monitor, for use with a real Apollo Guidance Computer

VHDL 27 3 Updated Mar 2, 2026

Experimental pipelined 4502 CPU design

VHDL 21 2 Updated Nov 29, 2017

Port of sytse's PDP2011 core to the MiSTer FPGA Platform

VHDL 4 Updated Sep 1, 2022

💻 Simulation for the architecture of a processor inspired by the ideas of PDP-11 processor

VHDL 3 Updated Jan 23, 2021