Skip to content
View ibndias's full-sized avatar
🚀
High standard impact.
🚀
High standard impact.

Highlights

  • Pro

Block or report ibndias

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
12 stars written in Scala
Clear filter

Chisel: A Modern Hardware Design Language

Scala 4,557 647 Updated Feb 3, 2026

Rocket Chip Generator

Scala 3,670 1,220 Updated Jan 9, 2026

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

Scala 2,131 809 Updated Feb 4, 2026

SonicBOOM: The Berkeley Out-of-Order Machine

Scala 2,067 479 Updated Jan 23, 2026

Alpakka is a Reactive Enterprise Integration library for Java and Scala, based on Reactive Streams and Akka.

Scala 1,270 634 Updated Nov 19, 2025

FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility

Scala 994 261 Updated Feb 3, 2026

Simple RISC-V 3-stage Pipeline in Chisel

Scala 603 126 Updated Aug 9, 2024

A basic SpinalHDL project

Scala 89 73 Updated Aug 15, 2025

🚀 gpt_pdf_md: Convert PDF to Markdown with GPT-4V & more. Extract images, upload to Google Cloud, & generate Markdown with images. Python, GPT-4V Vision, Scala. Ideal for developers, researchers. P…

Scala 79 2 Updated Nov 12, 2023

ECU simulator

Scala 45 6 Updated Dec 11, 2024

This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.

Scala 12 2 Updated Aug 19, 2018

A coverage library for Chisel designs

Scala 11 2 Updated Mar 12, 2020