Skip to content
View j3ster2019's full-sized avatar

Block or report j3ster2019

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

8 stars written in Verilog
Clear filter

iCESugar-nano FPGA board (base on iCE40LP1K)

Verilog 134 22 Updated Sep 16, 2025

SDR Micron USB receiver

Verilog 36 12 Updated Apr 9, 2023

Cost Effective HF transceiver based on max1000 FPGA module

Verilog 34 5 Updated Apr 7, 2021

Building your own SDR DDC/DUC transceiver with DIY modules from aliexpress

Verilog 32 3 Updated Nov 11, 2019

Verilog for the Bus Pirate Ultra FPGA

Verilog 26 1 Updated Dec 12, 2019

USRP Hardware Driver Repository

Verilog 8 3 Updated Nov 3, 2025

Demo projects for various Kintex FPGA boards

Verilog 1 Updated May 5, 2023

A second generation low-cost amateur HF software defined radio transceiver.

Verilog 1 Updated Dec 19, 2020