Skip to content
View jyrj's full-sized avatar
🎯
Focussing
🎯
Focussing
  • Micro Architecture at Santa Cruz
  • Cheppad, India
  • 15:31 (UTC -08:00)
  • X @jyrj_j

Organizations

@masc-ucsc @aerospaceresearch @fossnss @Google-Summer-of-Code-Archive

Block or report jyrj

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

Hardware Agent

Python 23 11 Updated Feb 8, 2026
Python 3 6 Updated Jan 13, 2025

LLM Agent for Hardware Description Language

Python 20 8 Updated Jun 7, 2025

KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls

LLVM 12 7 Updated Sep 7, 2025

Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension

C++ 44 4 Updated Dec 21, 2020

Bao, a Lightweight Static Partitioning Hypervisor

C 495 167 Updated Feb 7, 2026
Jupyter Notebook 198 11 Updated Oct 17, 2024

VeeR EL2 Core

SystemVerilog 317 97 Updated Dec 29, 2025

32-bit Superscalar RISC-V CPU

Verilog 1,176 200 Updated Sep 18, 2021

Linux Capable 32-bit RISC-V based SoC in System Verilog

VHDL 60 21 Updated Nov 19, 2025

32-bit RISC-V microcontroller for embedded, FPGA and ASIC applications

Verilog 189 26 Updated Jan 31, 2026

RV64GC "Sliderule" Online Interactive Cheatsheets

JavaScript 2 Updated Jun 29, 2025

Bluetooth RSSI Remote Data Collection Framework

OpenEdge ABL 2 Updated Sep 2, 2011

Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model

C++ 208 85 Updated Feb 8, 2026

Advanced Architecture Labs with CVA6

SystemVerilog 77 27 Updated Jan 16, 2024

It contains a curated list of awesome RISC-V Resources.

294 30 Updated Jan 18, 2025

Random instruction generator for RISC-V processor verification

Python 1,250 373 Updated Oct 1, 2025

OpenEmbedded/Yocto layer for RISC-V Architecture

BitBake 423 169 Updated Feb 3, 2026

The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.

Assembly 2,796 881 Updated Feb 6, 2026

A personal site starter made with Gatsby https://www.gatsbyjs.org/starters/surudhb/gatsby-personal-site-template/

JavaScript 28 14 Updated Jan 11, 2023

A basic text editor with GTK for GNU/Linux

Rust 40 4 Updated Oct 26, 2022

CCExtractor - Official version maintained by the core team

C 856 542 Updated Feb 7, 2026

Servo aims to empower developers with a lightweight, high-performance alternative for embedding web technologies in applications.

Rust 35,389 3,468 Updated Feb 8, 2026

This package binds to Cronet's native API to expose them in Dart.

Dart 119 14 Updated Aug 4, 2023

A simple script to run speedtest(offical) CLI tool and store the results in CSV

Go 6 Updated Apr 26, 2021

Course materials and handouts for #100DaysOfCode in Python course

Jupyter Notebook 2,175 1,072 Updated Dec 18, 2024

A Node.js Email bridge for Matrix

JavaScript 21 Updated Feb 8, 2022

Python interfaces for ADI hardware with IIO drivers (aka peyote)

Python 211 129 Updated Feb 4, 2026

⭐️ Companies that don't have a broken hiring process

JavaScript 50,419 3,884 Updated Jan 26, 2026
Next