Skip to content
View jamieiles's full-sized avatar

Block or report jamieiles

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Official QEMU mirror. Please see https://www.qemu.org/contribute/ for how to submit changes to QEMU. Pull Requests are disabled. Please only use release tarballs from the QEMU website.

C 13,148 6,790 Updated May 16, 2026
C++ 97 7 Updated Oct 13, 2025

Verilog AXI components for FPGA implementation

Verilog 2,052 530 Updated Feb 27, 2025

A curated list of resources on operating system design and implementation.

204 13 Updated Jun 5, 2024

Modular hardware build system

Python 1,157 128 Updated May 17, 2026

fygen is a Python library for Feeltech Signal Generators (FY2300, FY6600, FY6800, FY6900 and more)

Python 114 32 Updated Nov 25, 2025

A tool to recover a fully analyzable .ELF from a raw kernel, through extracting the kernel symbol table (kallsyms)

Python 1,733 177 Updated May 15, 2026

A tiny Open POWER ISA softcore written in VHDL 2008

Verilog 717 117 Updated Apr 25, 2026

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

Python 3,528 462 Updated Oct 28, 2024

A self-service CA for OpenSSH

Go 730 48 Updated Oct 29, 2025

Interactive HTML BOM generation plugin for KiCad, EasyEDA, Eagle, Fusion360 and Allegro PCB designer

Python 4,389 557 Updated Apr 23, 2026

KiCAD to Boardview exporter reads KiCAD PCB layout files and writes ASCII Boardview files

Python 180 28 Updated Feb 11, 2025

FPGA implementation of DEC PDP-1 computer (1959) in Verilog, with CRT, Teletype and Console.

Verilog 193 18 Updated Jul 9, 2022

An atomic parts library for Ki-Cad.

1,895 366 Updated Mar 16, 2024

Fuzzers for the Linux kernel

Hack 119 19 Updated Oct 14, 2016

Oracle Linux UEK: Unbreakable Enterprise Kernel

353 87 Updated May 15, 2026

Quartus Prime .pin to KiCAD .lib generator

Python 5 1 Updated Nov 22, 2017

Tool for visualizing GitHub profiles

Vue 19,935 512 Updated Feb 22, 2026

80186 compatible SystemVerilog CPU core and FPGA reference design

C++ 414 59 Updated Mar 22, 2024

toy language/compiler

C++ 18 1 Updated May 2, 2020

Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools

Verilog 127 21 Updated Feb 19, 2016

simple commandline jtag stuff

C 35 9 Updated May 26, 2018

qemu port for picoxcell

C 2 1 Updated Oct 5, 2011

Picochip picoXcell kernel tree

C 2 Updated May 16, 2013