Please visit my GitLab for my actual work, as I'm avoiding GitHub as much as possible: http://gitlab.com/jgkamat
Stars
1
star
written in SystemVerilog
Clear filter
Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.