Skip to content
View jiacomm's full-sized avatar
🏠
Working from home
🏠
Working from home
  • Senior Software Engineer

Block or report jiacomm

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Zoo NFT Market on Solana

JavaScript 5 5 Updated Jun 2, 2022

A script that helps generate a rich GitHub Contribution Graph for your account 🤖

Python 3,800 346 Updated Jan 26, 2025

📄 Documentation for Vue 2

JavaScript 4,992 3,343 Updated Jul 2, 2024

Um jogo multiplayer bastante simples para testarmos o Socket.io

JavaScript 1,295 619 Updated Feb 19, 2024

Various articles I've written

Shell 116 16 Updated Jun 5, 2023

The seL4 microkernel

C 5,404 756 Updated Apr 5, 2026

VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using…

Verilog 165 58 Updated Apr 1, 2026

GoogleTest - Google Testing and Mocking Framework

C++ 38,444 10,730 Updated Mar 31, 2026

Cross-platform music production software

C++ 9,740 1,172 Updated Apr 4, 2026

A lightweight C yacc (and some cool LR(1) code in ml)

Standard ML 5 Updated Mar 11, 2015

Tiny password manager

Shell 89 10 Updated May 9, 2021

Working Draft of the RISC-V Debug Specification Standard

Python 508 100 Updated Apr 4, 2026
Assembly 668 288 Updated Apr 5, 2026

RISC-V Specification in Coq

Rocq Prover 116 19 Updated Jan 5, 2026

A Platform for High-Level Parametric Hardware Specification and its Modular Verification

Rocq Prover 166 31 Updated Nov 20, 2025

A formal semantics of the RISC-V ISA in Haskell

Haskell 174 21 Updated Aug 13, 2023

This is a wishbone compliant RISCV Vscale core intended to run part of FuseSoC project with other (open)cores.

Verilog 6 2 Updated Nov 12, 2015

Icarus Verilog

C++ 3,396 597 Updated Mar 28, 2026

List of resources about programming practices for writing safety-critical software.

Python 1,591 93 Updated Mar 11, 2025

Distributed Peer-to-Peer Web Search Engine and Intranet Search Appliance

Java 3,863 475 Updated Apr 1, 2026

The CompCert formally-verified C compiler

Rocq Prover 2,138 250 Updated Apr 4, 2026

Random instruction generator for RISC-V processor verification

Python 1,277 377 Updated Apr 3, 2026

single file scheme interpreter with tail call optimization

Scheme 81 8 Updated Apr 16, 2019

Multiple-choice game for the terminal

C 2 1 Updated Jan 29, 2019

Simple Public License

2 Updated Sep 9, 2023

source code for BCHS website

CSS 207 9 Updated Nov 30, 2025

Vimb - the vim like browser is a webkit based web browser that behaves like the vimperator plugin for the firefox and usage paradigms from the great editor vim. The goal of vimb is to build a compl…

C 1,452 100 Updated Mar 28, 2026

The Rocq Prover is an interactive theorem prover, or proof assistant. It provides a formal language to write mathematical definitions, executable algorithms and theorems together with an environmen…

OCaml 5,395 720 Updated Apr 5, 2026

A directory of Western Digital’s RISC-V SweRV Cores

SystemVerilog 882 132 Updated Mar 26, 2020

st fork for wayland

C 165 18 Updated Mar 2, 2021
Next