Skip to content
View jmio's full-sized avatar
😀
😀

Block or report jmio

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

A minimal "hello world" project that shows how to use the PicoCalc with TinyGo

Go 9 Updated Nov 25, 2025

Bootloader that loads firmware from PicoCalc's SD card Slot.

C 63 7 Updated Sep 20, 2025

This is the latest version of the internal repository from Pebble Technology providing the software to run on Pebble watches. Proprietary source code has been removed from this repository and it wi…

C 4,963 392 Updated Feb 25, 2025

Arduino library for sending (only) of serial data

C++ 35 14 Updated Dec 23, 2018

Lisp in 99 lines of C and how to write one yourself. Includes 21 Lisp primitives, garbage collection and REPL. Includes tail-call optimized versions for speed and reduced memory use.

C 1,397 85 Updated Jan 11, 2026

Absolute beginner's guide to the de10-nano

Shell 256 56 Updated Mar 8, 2025

ArduinoBLE library for Arduino MKR Vidor 4000

C++ 1 Updated Feb 21, 2023

Galaga Arcade Core

VHDL 11 4 Updated Aug 4, 2023

Programmer for PIC18F47Q43/Q83/Q84

C 7 3 Updated Feb 4, 2023

A library for the ReoGrid.Wpf binding model

C# 27 11 Updated Nov 2, 2019

W65C02S Single-Board Computer

C 1 Updated Aug 14, 2023

The computer with only Z80 and PIC18F47Q43

C 23 3 Updated Sep 2, 2022
Verilog 107 12 Updated Mar 1, 2023

Renesas M32C/R8C Microcontroller, C++ framework, Library, Sample

C++ 18 7 Updated Apr 15, 2024

XT-like PC written in SystemVerilog

SystemVerilog 13 3 Updated Nov 23, 2022

Arduino library to draw text and graphics on BLE thermal printers

C 501 68 Updated Jun 15, 2025

SparcStation

VHDL 16 3 Updated Jul 13, 2022

How to use the Intel JTAG primitive without using virtual JTAG

Verilog 17 5 Updated Oct 31, 2021

tang-nano-4K mini samples

GLSL 14 3 Updated Feb 1, 2022

FPGA samples

Scala 24 3 Updated Sep 25, 2025

Minimum BL702 drive engineering, rejected complex engineering structure, only for learning risC-V underlying principle.Reference open source code https://github.com/bouffalolab/bl_mcu_sdk.git

C 3 Updated Sep 2, 2021

Nixnote - Evernote desktop client for Linux

C++ 301 34 Updated Sep 14, 2025

A DDR3 memory controller in Verilog for various FPGAs

Verilog 560 103 Updated Oct 10, 2021

A FPGA friendly 32 bit RISC-V CPU implementation

Assembly 3 2 Updated Jun 30, 2020

Scala based HDL

Scala 1,923 366 Updated Feb 5, 2026

SoC based on VexRiscv and ICE40 UP5K

Scala 161 41 Updated Mar 16, 2025

MicroPython - a lean and efficient Python implementation for microcontrollers and constrained systems

C 21,444 8,699 Updated Feb 7, 2026

Main MiSTer binary and Wiki

C 3,208 359 Updated Feb 2, 2026

Talking Electronics MicroComp revision 2

27 10 Updated Aug 2, 2023
Next