- Saint-Petersburg, Russia
- http://johan92.github.io
-
yafpgatetris Public
Yet Another Tetris on FPGA Implementation
-
verilog-coding-style Public
Verilog (SystemVerilog) coding style
-
fpga-for-beginners Public
Repo with FPGA/Verilog/RTL examples. I use it in articles for demonstration.
-
-
s5_a10_ram_test Public
Simple project for M20K read/writing. It shows some problems in timing in Arria 10.
Verilog MIT License UpdatedApr 23, 2017 -
-
fpga-shared-memory Public
Verilog (SystemVerilog) implementation of shared memory for multiport systems
-
fpga-hash-table Public
Simple hash table on Verilog (SystemVerilog)
-
-
fpga-multiflow-pkt-gen Public
Try to implement multiflow packet generator with various rate settings
SystemVerilog MIT License UpdatedAug 16, 2015 -
-
Bloom_pattern_search Public
Forked from m1a1x1/Bloom_pattern_searchPattern search based on Bloom algorithm.
-
fpga-sort-engine Public
Simple sort engine on Verilog.
-
fpga-risc-16 Public
Making RISC-16 for academic purposes