Skip to content
View ktpedre's full-sized avatar

Block or report ktpedre

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
11 results for source starred repositories
Clear filter

Chisel: A Modern Hardware Design Language

Scala 4,460 640 Updated Nov 5, 2025

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

Verilog 2,253 728 Updated Nov 6, 2025

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

Scala 2,025 779 Updated Oct 30, 2025

Modular hardware build system

Python 1,101 113 Updated Nov 6, 2025

SST Structural Simulation Toolkit Parallel Discrete Event Core and Services

C++ 177 102 Updated Nov 4, 2025

SST Architectural Simulation Components and Libraries

C++ 106 138 Updated Nov 3, 2025

Wrapper interface for MPI

C 97 17 Updated Sep 17, 2025

Kitten Lightweight Kernel

C 55 19 Updated May 19, 2023

A LLM chat UI.

Python 9 3 Updated Nov 6, 2025

RISC-V HPC Test Suite

Shell 7 3 Updated Dec 21, 2022

Sandia MPI Microbenchmark Suite

C 3 3 Updated Aug 5, 2025